Skip to content
View mirkoliveli's full-sized avatar
7 followers · 21 following
  • @POLI.RADIO
  • Milan, Italy

Block or report mirkoliveli

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
mirkoliveli/README.md

Linkedin

Hello there 👋

My name is Mirko and this is my GitHub profile 👤

About Me

  • I'm graduated in Computer Science and Engineering from Politecnico di Milano 🎓
  • Interested in Cybersecurity and Data Science 💻
  • I love doing radio🎙
  • I enjoy playing video games during my freetime 🕹
  • Tell me all about Music 🎧 and Cinema 📽

SpotiWidget

Programming Languages

(Click on the badge to see the related prject)

C Java Python VHDL

CRMs

Salesforce

IDEs

CLion IntelliJ IDEA PyCharm

Editors

Visual Studio Code

Stats

Pinned Loading

  1. API2021 API2021 Public

    Final exam of the course of Algorithms and Principles of Computer Science for the Faculty of Engineering Computing Systems at Politecnico di Milano. Evaluation 30L/30

    C 1

  2. alessandrozito98/electoral-systems-simulator alessandrozito98/electoral-systems-simulator Public

    Repository of the project from "Progetto di Ingegneria Informatica" (Computer Engineering Progect) course at Politecnico di Milano (AY 2021-2022)

    Jupyter Notebook 3

  3. ing-sw-2021-grossoni-liveli-orlando ing-sw-2021-grossoni-liveli-orlando Public

    Final Project - Software Engineering - Politecnico di Milano, A.Y. 2020-2021 - Board Game "Masters of Renaissance: Lorenzo il Magnifico"

    Java 1

  4. Progetto-Reti-Logiche-2020-2021 Progetto-Reti-Logiche-2020-2021 Public

    A VHDL project for the "Digital logic design" at Politecnico di Milano - A.Y. 2020-2021

    VHDL 1