Skip to content
View Zissi-Lei's full-sized avatar

Block or report Zissi-Lei

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. XiangShan XiangShan Public

    Forked from OpenXiangShan/XiangShan

    Open-source high-performance RISC-V processor

    Scala

  2. cva6 cva6 Public

    Forked from pulp-platform/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    SystemVerilog

  3. ara ara Public

    Forked from pulp-platform/ara

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core

    C

  4. rocket-chip rocket-chip Public

    Forked from chipsalliance/rocket-chip

    Rocket Chip Generator

    Scala

  5. riscv-boom riscv-boom Public

    Forked from riscv-boom/riscv-boom

    SonicBOOM: The Berkeley Out-of-Order Machine

    Scala

  6. openpiton openpiton Public

    Forked from PrincetonUniversity/openpiton

    The OpenPiton Platform

    Assembly